Abstruct-Fuzzy systems implemented in hardware can operate with much higher performance than software implementations on standard microcontrollers. In this paper, three types of fuzzy systems and related hardware architectures are discussed: standard fuzzy controllers, FuNe Z fuzzy syqtems, and fuzzy classifiers based on a neural network structure. Two computer-aided design (CAD) packages for automatic hardware synthesis of standard fuzzy controllers are presented: a hard-wired implementation of a complete fuzzy system on a single or multiple field programmable gate arrays (FPGA) and a modular toolbox calledfuuyCAD for synthesis of reprogrammable fuzzy controllers with architectures due to specified designer constraints. In the fuzzyCAD system, an efficient design methodology has been implemented which covers a large design space in terms of signal representations and component architectures as well as system architectures. Very highspeed integrated-circuits hardware-description language (VHDL) descriptions and usage of powerful syethesis tools allow different technologies to be targeted easily and efficiently. In the last part of this paper, properties and hardware realizations of fuzzy classifiers based on a neural network are introduced. Finally, future perspectives and possible enhancements of the existing toolkits are outlined.
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INTRODUCTION
HE functionality of a fuzzy system can be acquired T from either expert knowledge or from training data. This source of knowledge has an basic impact on the fuzzy system structure to be applied. Generally a multiple-input multipleoutput (MIMO) fuzzy system can be abstracted as a system with n inputs { X I , . . . , X n } and m outputs { 2 1 , . . . , Z,} (Fig. 1) .
Assume that the functionality of this system is described by the functional relation F : X + Z
with X = { X l , . . -, X n } and 2 = { Z 1 , . . . , Z m } . If F is acquired from expert knowledge, the fuzzy system can be realized by a classical standard fuzzy controller implementation, which has been introduced by Mamdani [13] . Fig. 2 shows an example for the operation of an standard fuzzy controller.
Without a priori knowledge of F , the number and form of the rules, membership functions, and the defuzzification parameters have to be generated by neurofuzzy software based on training data { X , Z } . Examples of two such models known in the neurofuzzy field are shown in Figs. 3 and 4.
Comparing the standard fuzzy controller operation with these alternative fuzzy systems, it is obvious that the major difference is in the conclusioddefuzzification parts. The FuNe Z fuzzy system performs the defuzzification by weighted addition of singletons, passing the result through a sigmoid function. In the classifier fuzzy system which is also a neural network that can be interpreted as a fuzzy system 181, 151, the defuzzification is not required since a decision about the membership to an output class [2] is sufficient. The three introduced fuzzy models are considered by the authors for designing fuzzy hardware. Every type of fuzzy system can be implemented on standard microcontrollers. As soon as dedicated fuzzy hardware is taken into consideration, restrictions can apply due to specialized hardware modules. Assume that a software programmable fuzzy hardware covers Design and configuration flow: standard fuzzy controllers (Mamdani) a functionality space S = {SI, . . . , S k } , where all Sa (i E {I . . . k } ) are possible fuzzy systems which can be realized. Ainy projected fuzzy system functionality F can be mapped on this hardware if
If IS/ = 1, the hardware is a fully hard-wired implementation with a fixed rule base. This special case is especially interestiag for rapid prototyping on RAM-based field programmable gate anrays (FPGA's) where a software programmable rule base is not required, since the whole system can be resynthesized if rule modifications are required. In the following sections, hardware implementations and synthesis toolkits for the previously introduced fuzzy system types will be described. The general structure for standard fu.czy controllers and a similar hardware architecture, which cain be configured by the software neurofuzzy system FuNe I [41 are shown in Fig. 5 .
Based on a generic net-list module library, hard-wired implementations of standard fuzzy controllers for rapid prototyping purposes can be generated for an FPGA technology (Xilinx). By use of the advanced systemfuzzyCAD based on geineric very high-speed integrated-circuits hardware descrip- tion language (VHDL) descriptions, reprogrammable fuzzy controllers can be synthesized for different application-specific integrated circuit (ASIC) target technologies. The system architecture and module selection is influenced by interaction of the designer to meet the required timing and area constraints. By selecting a dedicated defuzzification module, a special architecture can be synthesized which can be configured by FuNe I (off-line software training). The hardware requirements for the third system (neurofuzzy classifier) are totally different since the structure of this system is based on a three-layer neural network. This fuzzyinterpretable neural network can be trained on the chip. The amount of neurons in the hidden layer is not fixed and can be varied during the training process. Therefore, a special generic systolic array architecture is required for the hardware implementation. An initial structure (number of hidden neurons, initial edge weights) can be programmed based on optionally available expect knowledge. The structure of this system is shown in Fig. 6 . This special fuzzy system structure and related hardware is described in the last part of this contribution.
RAPID PROTOTYPING OF FUZZY
SYSTEMS ON FPGA TARGET ARCI~~~ECTURES A toolkit FUZ2LCA for automatic generation of application specific fuzzy controllers using a high-level fuzzy language input has been successfully implemented and tested [6] . A similar approach is described recently in [ 111. Advantages of direct hard-wired implementation is the minimum hardware overhead in both the data path and the controller of the design which leads to a minimum number of logic cells required on the target devices. Static random access memory ( S U M ) -based FPGA's are well suited for prototyping purposes due to their reprogrammability. An additional advantage is that the i consequence i configurable logic cells may also be used efficiently for an on-chip realization of small SRAM memory blocks.
The compiler FUZ2LCA automatically creates a design of a complete standard fuzzy controller, based on a net-list module library with generic parameters. A large design space in terms of timing and area can be covered since the designer can the number of computation units to work parallel.
Fuzzy systems written either in the C programming language or a type of fuzzy programming language (e.g., Togai's FPL language) can be synthesized and converted to Xilinx net-list format (XNF). This enables the user to define the fuzzy system in a problem specific manner. Problems arising in mapping specifications of large fuzzy systems can be solved by effectively partitioning the design into several PGA's.
Each fuzzy system design consists of three modules or functional units: fuzzification, rule inference, and compositioddefuzzification. All modules have their own local controllers allowing them to operate independently. The user can set parameters depending on the availability of hardware resources and the required speed so that a highly parallel design, a completely sequential design, or a compromise can be is created. Due to the high-time consumption of many commonly used methods, the defuzzification unit should normally operate in parallel to the fuzzification and inference units. The system controller supports both sequential and pipe-line modes, depending on user selectable parameters. Due to the modularity FUZ2LCA can be easily extended by adding alternative modules. In addition to the FPGA's, external memories are needed for storing antecedent and consequent membership functions (MSF in Fig. 7) .
A. Fuzzijication Unit
Membership functions p x k i Z can be easily stored as lookup tables using two different external RAM blocks [14] . All odd numbered membership functions
are stored in an "odd"-RAM block, while the even numbered membership functions (2 E {0,2,4,. ' .I) are stored in an "even"-RAM block (Fig. 8) . The restriction in this method is that at maximum, only two membership functions can overlap, but the RAM blocks can be accessed efficiently in parallel.
B. Rule Inference

~
Inference is the process where the evaluation of the premise and the consequent membership function of a single rule is performed ( Fig. 9 and left-most part of Fig. lo) , whereas in the composition, the inference results of many rules are combined (center part of Fig. 10 , here-"ma" operation).
Three different types of rule evaluators can be generated: simple evaluators that can either read or negate the membership value of an input; MidMax rule evaluators for rules with less complexity; complex rule evaluators with maximum of 16 Min/Max operations and parenthesis hierarchies. The premises are evaluated by using a single-rule evaluator or several in parallel depending on the rule-base complexity and timing constraints. The initially implemented but easily extendable inferencekomposition method is MidMax. The outcome of the composition is directly piped into the parallelrunning defuzzification (no additional intermediate memory required).
C. Defuzzification
The defuzzification unit normally is the most timeconsuming module, especially if a very resource-consuming method such as center of gravity COG is implemented. Two steps are taken to overcome this problem: the defuzzification module is always generated as a parallely running module; less time consuming methods are generated with efficient hardware structures. Midpoint of area (MOA), also known as center of area (COA), mean of maxima (MOM), are the standard defuzzification methods ([ 31) which can be implemented efficiently in hardware.
Considering the composition output curve as w (normalized to the maximum value unity: 0 5 w 5 1) and denoting where
The defuzzified crisp output is zh = ~22".
The standard MOA method and two variations of it can be generated as defuzzification units [6] . The hardware implementation of the MOA method is depicted in Fig. 10 . The pointers z, upper and zl lower cover the output range starting from the lower and the upper limits, respectively, and moving stepwise toward their meeting point. The area underneath the fuzzy output shape is added to a register as the pointer on the left moves, and it is subtracted from this register as the pointer on the right moves. The meeting point z , equals the crisp output since the integration is performed such that the condition
is optimized in every step (see Fig. 11 : Al = A2).
For application support of the controller chip, a bit stream generator program for binary rule coding will be provided. The bit stream can be stored in a electrically erasable read-only memory (EEPROM) which is located on the board adjacent to the fuzzy controller and is read once after power-up (Fig. 14) . B. The Design Flow generated fuzzy controller (the accuracy is sufficient for this
Since complex operations such as multiplications or divisions are not involved in the MOA strategies, these methods application) ""d be in a XC4006-FPGA and Only 42p's are needed for cdculaing a new Output. This result can be compared with standard solutions such as DSP-TMS320 (150 pS) and special fuzzy solutions of Togai ASIC FCllO (32 pS).
are much faster than COG.
D. Application Example
After several tests, the compiler has been successfully applied for generating a fuzzy controller for the fuzzy truck with trailer, described in [IO] . This fuzzy controller consists of 11 fuzzy rules, two inputs, and one output (each with five membership functions), employs MAX/MIN inferencekomposition and MOA defuzzification ( oped. Compared to the FPGA solution which was a pure rapid prototyping approach, the VHDL-based approach provides more flexibility and is intended to become a CAD system for flexible customer specific solutions. The decision for VHDL as description language has been made since a lot of design experience with VHDL specifications and the SYNOPSYS simulation and synthesis toolkits were already available. The new system is not restricted to one target technology and the realized controller is fully reprogrammable by software. The user is able to design a MIMO standard fuzzy controller according to requirements of one or more application domains. Advantage of the library-oriented VHDL concept is the flexibility concerning integration of new modules and the possibility of making a rough estimate of resulting timing and area costs. Another benefit of this concept is the reduced simulation effort since the modules have already been tested many times (reuse of design components). Therefore, the main simulation effort is given by the validation whether or not the selected bit widths are sufficient for the required computation accuracy.
The fuzzy controller parameters which are determined and fixed by the design process are: number ninp of input and nOutp of output signals; number n~~i~ of membership functions (MF) for input number nMFout of MF's for output signals; the maximum overlap ow, , , of MF's (the maximum number of MF's which can produce a nonzero value for one crisp input value); MF storage technique; external and internal bit widths; number and capabilities of parallel-running rule evaluadefuzzification method. In combination with previously mentioned parameters, the user has an influence on timing and area of the resulting implementation. signals; tion modules;
A. Overview: General Structure
The toolkit consists of a modular generic VHDL description library and a configuration software tool. Selection of VHDL modules and setting of generic instantiating parameters of VHDL modules will be automaticallyhnteractively performed by this CAD program due to specific user requirements. The structure for instantiation can be seen from Fig. 13 .
The complete design flow can be seen from Fig. 15 . Using the fuzzy controller design software fuzzyCAD, a VHDL description of the complete controller is generated. This VHDL source code can be mapped on a standard cell or FPGA target library using a high-level design tool (SYNOPSYS, in our case). With vendor-specific design software, this net list can be compiled to a physical implementation (layout). Simulation can be performed on every level of abstraction to validate the processor functionality. Overlap-free MF storage is very effective for defuzzification, since the owmax RAM benches storing the MF functions of an output variable can be processed in parallel for inference computation. This is important, because the defuzzification operation is the critical bottleneck concerning performance. many neurofuzzy approaches, where fuzzy systems are automatically generated ([4], [5], [8] ), the resulting membership functions can be bell shaped. The typical approach utilizing lookup tables for fuzzification is inefficient in many cases because of the requirement of huge fuzzification memory. One solution to this problem is the approximation of membership functions using straight lines, as shown in Fig. 17 .
In this example, each membership function form is represented with maximum of eight straight lines reducing the memory capacity. In case of implementing a sigmoidal membership function, 256 bytes are needed for a simple lookup MF Shape-Lookup Table Representation : For high-speed MF access, the lookup table representation is well suited: For every crisp input value, the MF-related fuzzified values can directly be read out of the memory without additional computation effort. This method is sometimes also more efficient for MF's with bent shapes which would require a lot of base points for piecewise linear representation.
D. Fuzzi$cation Unit
Since the defuzzification is the most time-consuming unit, fuzzification can be performed serially without influence on the global timing behavior of the circuit. Fig. 18 shows the data path structure of this unit.
Crisp inputs are captured in input registers and applied to the fuzzifier serially. The fuzzifier can be realized as a lookup table. Since fuzzification is not too time critical, in the presented approach, the membership functions are stored piecewise linear and the fuzzified values are computed by interpolation. This also implies one search through the MF memory per input variable.
Generic VHDL fuzzification unit entity is shown at the top of the next page.
E. Inference and Defuzzification Modules
The composition and defuzzification unit works similar to the defuzzification unit in the previously described FPGA prototyping system, using the midpoint-of-area method (MOA). Compared to the FUZ2LCA solution, the MF overlap can be any value o'umaX now. The operational flow is as follows. The integration begins at the zero point of the output variable's value range. This value is applied to the MF memory and a certain number (< vumax) of nonzero MF values, and the corresponding MF identifier are read out. This can be done fully parallel since the MF's are stored overlap free. Then a minimum operation is performed on these MF values and the corresponding rule weights. The results are fed into a maxtree and the final value is used for the MOA defuzzification (integration), e.g., it is added to the accumulator or subtracted (depending on the actual integration direction). Depending on the sign of the integration result (stored in the accumulator register) the integration direction for the next step is determined. Fig. 19 shows the operational unit for defuzzification.
F. Programmable Rule-Evaluation Kernel
The rule-evaluation kernel is programmable by software. During the design phase, the number of parallel-running rule evaluators, their type, and rule-memory size is fixed. Three classes of rules can be processed. 1) Trivial Rules: if a is high then ~7 : is medium. evaluate rules of class m with m < n. The user has direct influence on the created number of rule evaluators of each class. For low-performance applications it may be sufficient to create only one rule evaluator of the most complex class to be processed later on. All rules will be processed sequentially, and the chip area (costs) is minimal. For high-performance applications multiple rule evaluators of one or different classes may operate in parallel. Each evaluator can process multiple rules sequentially.
IV. IMPLEMENTATION OF FuNe I Fuzzy SYSTEMS
Two possibilities can be considered for the real-time implementation of a fuzzy systems automatically generated by neurofuzzy systems. The first and simple method is the direct implementation of all neurons and interconnections. The second method is to implement it as a fuzzy system. In case of a FuNe I multilayer perceptron-based system, the computation time and the complexity of hardware needed for the first method is much higher than that for the second method. But for fuzzy interpretable neural networks based on nearest prototype classification, the first method is more appropriate, as described in Section V.
Although the FuNe I-type fuzzy systems designed with off-line software training can be implemented in commercially available fuzzy processors, an application specific design would increase the speed. The design must be easily configurable for different generated fuzzy systems.
The first hardware implementation has been a simple FPGA design. The FuNe I fuzzy system with four inputs and three outputs extracted from the popular Iris data set [l] , is implemented in a single Xilinx FPGA 4005 chip. This design is used in a prototype board that can be connected to a personal The typical approach utilizing lookup tables for fuzzification can be inefficient in cases with high fan-in because of the requirement of huge fuzzification memory. One solution to this problem is the approximation of membership functions using straight lines, as indicated in a previous section (see also Fig. 17) . A comparison of performance of the two efforts described is summarized in Table I V. REAL-TIME FUZZY INTERPRETABLE CLASSIFIERS Although FuNe I fuzzy systems can be efficiently configured in FPGA-based prototype boards, as discussed above, the off-line neural network training for designing is hardly implementable in FPGA's due to area limitations.
However, several new methods for the generation of fuzzy classification systems were presented that can be implemented in FPGA's:
* dynamic vector quantization (DVQ) Since those methods can be considered as nearest prototype neural networks, the distance between an input vector and all the reference vectors are calculated to decide upon the class membership of an input vector. The prerequisite is the selection of a distance measure with less computational intensity.
P I .
The distance measure used in competitive learning can be more generally defined by the Minkowski metric [12]
The most commonly used measure, the Euclidean distance 
A. Computationally Feasible Distance Measures
The Euclidean distance, though reported good simulation results, contains a multiplication operation per dimension which is an disadvantage in hardware implementation. Therefore, the city block distance and the maximum measure are compared The iris data set Iris [ 11 is a real-world data set, that can also be considered as a benchmark, having four inputs and three classes. The Solder data set is from a real-world application [9] consisting of 23 inputs, classifying solder joints into two classes, "good" or "bad." In this paper, authors use another real-world data set Digit from the optical digit recognition containing 36 preprocessed inputs and ten outputs [4] . The complexity of the data sets Iris, Solder, and Digit increases in terms of the number of inputs.
The comparison in Table 11 indicates that the city block distance is better, especially for complicated large data sets such as Solder and Digit. One can consider most of the tasks solved by neural networks as operations with arrays (e.g., input vectors and weights). These tasks are often solved with highly parallel architectures. Very often, systolic arrays (as best suited structures neighbor decisions with m-and n-dimensional reference vectors, a two-dimensional systolic array with m rows and n + 1 columns can be used (Fig. 5) . Reference vectors are stored in processing elements (PE's)-one in each row of the systolic array. The right-most additional column is used to find the smallest distance. Whatever signal a PE receives from the left neighbor in the row, it has to pass the original input element Xd to the next PE in the column.
If a PE receives "1" from its neighbor:
if I & -WJdl 5 rJd, it passes the "1" to the neighbor in the row; 0 otherwise it passes "0" to the neighbor in the row. The output of the PE's in the row will be thereafter "0" since the input element is not in the attraction region of this hyperbox. One-dimensional systolic arrays can also be considered for implementations (Fig. 5) ; then no parameter data is stored in PE's and the parameters of all hyperboxes are applied to the array one after another. If the number of reference vectors (hyper boxes) is m and number of dimension is n, m(n + 2) + n cycles are needed to make a nearest neighbor decision. The last PE in the row stores the actual smallest distance and compares this with its input. In this way, the smallest stored distance is updated. Considering hardware restrictions of FPGA' s, systolic arrays with many elements could be hardly implemented. It is also possible to make an array with a feedback loop.
If single instruction multiple data (SIMD) arrays are used for nearest neighbor classification, reference vectors are stored in local memories, either connected (external) or integrated into each PE. It takes n cycles for a PE to compute the distance between a n-dimensional reference vector and an input vector. Considering the large application Digit there should be up to ten output classes. The feature space should have up to 36 dimensions and the number of dynamically generated neurons can be limited to 150. For every dimension of the feature space 6 to 8 bits can be used. The first architecture (Fig. 5 ) is hardly implementable on four FPGA's because of the high number of PE's. Although these PE's are simple, not more than ten of them can be implemented on one chip (with external memory). But it's also important to consider that there exist many connections between elements which, in turn, take a lot of routing resources of the FPGA. In case of assigning a generated neuron to a PE, the number of PE's needed for this solution is very large: 150 * 36 -t 150 = 7550. The second and the third solution seem to be more suitable for FPGA's, however, the first of these two architectures is still difficult to implement (Fig. 5) array with a feedback loop) is somewhat slower than the second one but seems to be more easily implementable-the number of PE's is less and the number of registers which are needed for input data. Since the neurons representing reference vectors are dynamically created, finding the optimal number of PE's is complicated, and the highest classification speed is seldom achieved. Concerning the solutions which are presented above, none of these three architectures allows training. In the case of cubic-basis function network (CBFN) with modified restricted Coulomb energy (MRCE) learning, the dimension which causes the misclassification must be known. Here, the systolic array solution shows only that the classification result is correct or not. If SIMD array is used for implementing a nearest neighbor classifier and CBFN, every PE needs at least four to five registers and a separate control unit that can be implemented in DSP. If an application works in real time and calculation speed of one single input vector has to be as high as possible, a SIMD array is the best solution.
D. SIMD Array with FPGA's
Each dynamically generated neuron is assigned to a processing unit in a FPGA, which calculates the distance between an input vector and the neuron. Since the distance to all the reference vectors (processing elements) should be calculated for each input vector, a SIMD array can be used for this purpose.
Since no multiplication is used in training as well as in recall operation, the algorithms proposed seem to be very effective. Although it is sufficient to have a real-time implementation with a DSP-board for classification benchmarks such as Iris data, it is absolute necessary to implement parallel parts of algorithms with the SIMD array for complicated applications (e.g., Digit data set, where number of reference vectors generated is at least 46 where the number of generated reference vectors exceeds 40 (in the case of DVQ3). Even though the clock rate for FPGA's are several times less than that for a powerful DSP solution, the overall speed gain is much higher for such applications due to the exploitation of massive parallel implementation of processing units in FPGA's.
Depending on the application, either CBFWMRCE, DVQ2, or DVQ3 can be selected. In the case, of highly representative training data sets CBFNMRCE is appropriate. For other applications, either DVQ2 or DVQ3 more suitable since the CBFNMRCE method does not have the ability to generalize properly. For highly overlapping data sets, DVQ3 gives the best results due to its excellent generalization capability.
Distance Calculation:
The registers implemented in a processing unit are shown in Fig. 23 . The 64 word RAM w with six bit-word length stores the weight vectors for 64 dimensions. The accumulator a c stores the calculated "distance" and c n t is used for indirect addressing of RAM. Table I11 shows the number of configurable logic blocks (CLB's) occupied by each register of a PE.
The following register transfers are implemented for calculation of the city block distance: adac calculates the city block distance according to (9) : The processing elements described in VHDL are synthesized with a commercial tool (Synopsis) to get the FPGA net list (see, also, Fig. 24) .
Nearest Neighbor Calculation: After the calculation of city block distances, the minimum distance has to be calculated. The method presented in Fig. 25 uses a wired-OR bus for this purpose [7] .
Invert all the bits. starting from the most signijicant bit (MSB), for all the bits:
for all PE's activated by the controller write the distances as binary numbers to the Wired-OR bus. If the resulting binary number on the bus is "1": deactivate all the PE's, that have written a "0" to the bus move to the next bit. If the resulting bit in the bus is "0": move to the next bit.
The final result is to inverted to get the minimum distance. In the example shown in Fig. 25 , the minimum distance is "0010."
are integrated into the complete controller structure. The fuzzyCAD design manager is currently implemented with an hypertext-based user interface. Furthermore, implementation cost models implemented as estimators for timing and area will be developed. Additionally, a defuzzification module for an FuNe I configurable fuzzy system is currently specified in VHDL. The neurofuzzy approaches can either deliver fuzzy modules that can be implemented by the generic fuzzy processor or they are hardware friendly and fuzzy interpretable neural structures that are directly considered as fuzzy hardware solutions.
VI. CONCLUSIONS ~L U D FUTUKE WOKK
The presettied compiler FUZ2LCA for automatic generation of fuLzy controller implementations on FPG.4's i s tested with s e \ w a l application exnmpics. Sincc rules arc hard wirctl, this concept had to be improved for the automated design of fuzzy A S K S whcre reprogrammability of the rules is required. Since high-level design entry makes possible the mapping on different targct technologies (standard cell libraries, FPGA libraries, etc.), a VI-lD1.-based approach is well suiied for a fuzzyCAD toolkit. The additional advantage is that the system can already be simulated on behavioral level to validate if the selected bii widths for internal and extcrnal signals arc sufticicnt for achie\.ing a required coniputation precision. Sincc the whole system is instantiated from a generic VHDL library, basic rough design faults can bc excluded. The basic moddes of the VFIDL library arc already available. Currently the modules Dr. Glesner is a member of several technical societies and is active in organizing international conferences.
